


09752567.122800



09/52567-122B00






Fig. 2

Fig. 3



003237 2932260

Fig. 4



09762567-122800


[illegible]

Fig. 6





Fig. 7



00752567 122800

# Instruction fetch cycles ①




Fig. 8a



# Instruction fetch cycles ②




Fig. 86




Fig. 9a




Fig. 96

Fig. 10

140  
4

00000112252700000000





Fig. 11



150

008221 295260

160

162

164

166

09752567 123800

Description	Local	Address
Port-0	P0	80
Stack Pointer	SP	81
Data Pointer LB	DPL	82
Data Pointer HB	DPH	83
Power Control Reg.	PCON	87
Timer/Counter Control	TCON	88
Timer/Counter Mode	TMOD	89
Timer/Counter-0 LB	TL0	8A
Timer/Counter-1 LB	TL1	8B
Timer/Counter-0 HB	TH0	8C
Timer/Counter-1 HB	TH1	8D
Port-1	P1	90
Serial Control Register	SCOM	98
Serial Data Buffer	SBUF	99
Port-2	P2	A0
Interrupt Enable Register	IE	A8
Port-3	P3	B0
Interrupt Priority Register	IP	B8
BPSTA: Break Point Status Register	BPSTA	BD
BPL1: Break Point Register-1 (LB)	BPL1	BE
BPH1: Break Point Register -1 (HB)	PBH1	BF
BNK1: Break Point Bank Register -1	BNK1	C0
BPL2: Break Point Register -2 (LB)	BPL2	C1
BPH2: Break Point Register -2 (HB)	PBH2	C2
BNK2: Break Point Bank Register-2	BNK2	C3
BPL3: Break Point Register -3 (LB)	BPL3	C4
BPH3: Break Point Register -3 (HB)	PBH3	C5
BNK3: Break Point Bank Register-3	BNK3	C6
BPL4: Break Point Register -4 (LB)	BPL4	C7
BPH4: Break Point Register -4 (HB)	PBH4	C8
BNK4: Break Point Bank Register-4	BNK4	C9
JTML: Jump to Monitor Address Register (LB)	JTML	CA
JTMH: Jump to Monitor Address Register (HB)	JTMH	CB
Reserved		CC
Reserved		CD
SBK: Stack Break Point Register	SBK	CE
BPCRL Break Point Control Register	BPCRL	CF
Program Status Word	PSW	D0
<b>D1 → DF is used for scratch pad</b>		<b>D1 → DF</b>
Accumulator	A	E0
Interrupt Enable Register-1	IE1	E8
B Register	B	F0
RTKTM: RTK Timer Register	RTKT	F6
VECINT: Vector Interrupt Register	VEC1	F7
Interrupt Priority Register-1	IP1	F8
PCL: PC Copy Register (LB)	PCL	F9
PCH: PC Copy Register (HB)	PCH	FA
WDCSR: Watchdog Timer Control & Status Register	WDCR	FB
MCNFG: MCU Configuration Register	MCNFG	FC
WSGEN: Wait-State Generator Register	WSGEN	FD
DSOVL: Data-Space and Overlay Definition Register	OVLAY	FE
BANK: Bank Select Register	BANK	FF

Figure 12

7	6	5	4	3	2	1	0
A7	A6	A5	A4	A3	A2	A1	A0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Reset	Function
7-0	A[7:0]	00h	Set-1: Low-byte of break point address

7	6	5	4	3	2	1	0
A15	A14	A13	A12	A11	A10	A9	A8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Reset	Function
7-0	A[15:8]	00h	Set-1: High-byte of break point address

7	6	5	4	3	2	1	0
BEN	RSV	RSV	RSV	B3	B2	B1	B0
R/W	R/O	R/O	R/O	R/W	R/W	R/W	R/W

Bit	Name	Reset	Function
3-0	B[3:0]	0h	Set-1 of Bank, break point address
6-4	RSV	0h	Reserved =0
7	BEN	0	Bank, break point enable/disable bit. BEN =0 Bank, break point address is disabled BEN =1 Bank, break point address is enabled

Fig. 13

7	6	5	4	3	2	1	0
A7	A6	A5	A4	A3	A2	A1	A0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Reset	Function
7-0	A[7:0]	00h	Low-byte of the Jump to Monitor address

7	6	5	4	3	2	1	0
A15	A14	A13	A12	A11	A10	A9	A8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Reset	Function
7-0	A[15:8]	00h	High-byte of the Jump to Monitor address

Fig. 14

09752467-122800

7	6	5	4	3	2	1	0
A7	A6	A5	A4	A3	A2	A1	A0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Name	Reset	Function				
7-0	A[7:0]	00h	Stack address, used to compare against the Stack. If a trap condition is detected a LUMP to Monitor will be inserted.				

Fig. 15

7	6	5	4	3	2	1	0
BPE	STE	S1	S0	BE4	BE3	BE2	BE1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	Name	Reset	Function				
0	BE1	0	Address Break point-1 control bit.				
			BE1 =0	Address Break Point-1 is disabled			
			BE1 =1	Address Break Point-1 is enabled. If a match is decoded, the Jump logic will be triggered.			
1	BE2	0	Address Break point-2 control bit.				
			BE2 =0	Address Break Point-2 is disabled			
			BE2 =1	Address Break Point-2 is enabled. If a match is decoded, the Jump logic will be triggered.			
2	BE3	0	Address Break point-3 control bit.				
			BE3 =0	Address Break Point-3 is disabled			
			BE3 =1	Address Break Point-3 is enabled. If a match is decoded, the Jump logic will be triggered.			
3	BE4	0	Address Break point-4 control bit.				
			BE4 =0	Address Break Point-4 is disabled			
			BE4 =1	Address Break Point-4 is enabled. If a match is decoded, the Jump logic will be triggered.			
5-4	S[1:0]	00b	Stack Trap Condition. 00b = NO Stack Trap (Stack Trap is disabled) 01b = Stack Trap on SP = SBK 10b = Stack Trap on SP < SBK 11b = Stack Trap on SP > SBK				
6	STE	0	Single step enable/disable control bit. See Single Step for more explanation. STE =0 Single step is disable STE =1 Single step is enabled				
7	BPE	0	Global Debugger Enable/Disable control bit.				
			BPE =0	The debugger logic is disabled. NO break can happen. However writing to ALL debugger registers is possible.			
			BPE =1	The debugger logic is enabled.			

Fig. 16



7	6	5	3	2	1	0	
RES	EA	SSP	SB	B4	B3	B2	B1
W/O	R/O	R/O	R/O	R/O	R/O	R/C	R/O
Bit	Name	Reset	Function				
0	B1	0	Address Break point-1 status bit. B1 =0 Address Break Point-1 didn't caused a break condition. B1 =1 Indicates that Address Break Point-1 caused the break condition. This bit will be cleared when MCU write "80h" to this register.				
1	B2	0	Address Break point-2 status bit. B2 =0 Address Break Point-2 didn't caused a break condition. B2 =1 Address Break Point-2 caused the break condition. This bit will be cleared when MCU write "80h" to this register.				
2	B3	0	Address Break point-3 status bit. B3 =0 Address Break Point-3 didn't caused a break condition. B3 =1 Address Break Point-3 caused the break condition This bit will be cleared when MCU write "80h" to this register.				
3	B4	0	Address Break point-4 status bit. B4 =0 Address Break Point-4 didn't caused a break condition. B4 =1 Address Break Point-4 caused the break condition This bit will be cleared when MCU write "80h" to this register.				
4	SB	0	Stack Trap status bit. SB =0 Stack Trap didn't caused a break condition. SB =1 Stack Trap caused the break condition This bit will be cleared when MCU write "80h" to this register.				
5	SSP	0	Single step Break point status bit. SSP =0 Single step Break point didn't caused a break condition. SSP =1 Single step Break point caused the break condition This bit will be cleared when MCU write "80h" to this register.				
6	EA	0	Reflects the real value of EA bit when in debug mode. See Single Step for more explanation. EA =0 Interrupt is disabled EA =1 Interrupt is enabled				
7	RES	0	Resume Control bit. Writing a "80h" to this register will Write-protect ESFR[BE-CF], enable the PCL/PCH update and clear B[4:1] bits. This bit is read as "0". Writing a "55h" to this register will unprotect ESFR[BE-CF] but not clear the status bits.				

Fig. 17

7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0
R/O	R/O	R/O	R/O	R/O	R/O	R/O	R/O
PC[7:0]							
7-0	P[7:0]	00h	Low byte of the PC. This value is latched by the Break point logic and can be read only by MCU. Monitor will use this address to resume the application.				

7	6	5	4	3	2	1	0
P15	P14	P13	P12	P11	P10	P9	P8
R/O	R/O	R/O	R/O	R/O	R/O	R/O	R/O
PC[15:8]							
7-0	P[7:0]	00h	High byte of the PC. This value is latched by the Break point logic and can be read only by MCU. Monitor will use this address to resume the application.				

Fig. 18